3.3V/5V, Single-Channel 0.8A **Current-Limited Power Distribution Switch**

The Future of Analog IC Technology

DESCRIPTION

The MP62071 Power Distribution Switch features internal current limiting to prevent damage to host devices due to faulty load conditions. The MP62071 operates from a 3.3V or 5V nominal input voltage and includes a $90m\Omega$ Power MOSFET to handle up to 0.8A continuous load with a 1.25A typical current limit. The MP62071 has built-in protection for both over current and increased thermal stress. For over-current protection (OCP), the device will limit the current by going into a constant current mode.

When continuous output overload condition exceeds power dissipation of the package, the thermal protection will shut the part off. The device will recover once the device temperature reduces to approx 120°C.

The MP62071 is available in 8-PIN MSOP8E and SOIC8E package with exposed pad.

FEATURES


- 0.8A Continuous Current
- **Accurate Current Limit**
- 2.7V to 5.5V Supply Range
- 140uA Quiescent Current
- 90mΩ MOSFET
- Thermal-Shutdown Protection
- **Under-Voltage Lockout**
- 8ms FLAG Deglitch Time
- No FLAG Glitch During Power Up
- Reverse Current Blocking
- MSOP8E and SOIC8E package
- UL Recognized: E322138

APPLICATIONS

- Notebook PC
- Set-top-box
- **Telecom and Network Systems**
- PC Card Hot Swap
- **USB Power Distribution**

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Products, Quality Assurance page. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION



UL Recognized Component

4/3/2014




ORDERING INFORMATION

Part Number *	Enable	Switch	Maximum Continuous Load Current	Typical Short- Circuit Current @ T _A =25C	Package	Temperature
MP62071DH	Active High	Single	0.8A	1.25A	MSOP8E	–40°C to +85°C
MP62071DN	Active High	Single	0.8A	1.25A	SOIC8E	–40°C to +85°C

^{*} For Tape & Reel, add suffix -Z (eg. MP62071DN-Z);

For RoHS Compliant Packaging, add suffix -LF(eg. MP62071DN-LF-Z)

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS (1)

IN	0.3V to +6V
ON, FLAG, OUT to GND	0.3V to +6V
Continuous Power Dissipation	$(T_A = +25^{\circ}C)^{(2)}$
MSOP8E	2.3W
SOIC8E	2.5W
Junction Temperature	150°C
Lead Temperature	260°C
Storage Temperature	–65°C to +150°C
Operating Temperature	. –40°C to +85°C

Thermal Resistance ⁽³⁾	$oldsymbol{ heta}_{JA}$	$oldsymbol{ heta}_{JC}$	
MSOP8E	55	12°C/V	V
SOIC8E	50	10°C/V	/

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J(MAX), the junction-to-ambient thermal resistance θ_{JA}, and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D(MAX)=(T_J(MAX)-T_A)/θ_{JA}. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) Measured on JESD51-7, 4-layer PCB..



ELECTRICAL CHARACTERISTICS (4)

V_{IN}=5V, T_A=+25°C, unless otherwise noted.

Parameter	Condition	Min	Тур	Max	Units
IN Voltage Range		2.7		5.5	V
Supply Current	EN=High, I _{OUT} =0		140	160	μA
Shutdown Current	Device Disable, V _{OUT} =float, V _{IN} =5.5V		1		μA
Off Switch Leakage	Device Disable, V _{IN} =5.5V		1		μA
Current Limit		1000	1250	1500	mA
Trip Current	Current Ramp (slew rate≤100A/s) on Output		1.45	1.9	Α
Under-voltage Lockout	Rising Edge	1.95		2.65	V
Under-voltage Hysteresis			250		mV
FET On Resistance	I _{OUT} =100mA and -40°C <t<sub>A<85°C</t<sub>		90	130	mΩ
EN Input Logic High Voltage		2			V
EN Input Logic Low Voltage				0.8	V
FLAG Output Logic Low Voltage	I _{SINK} =5mA			0.4	V
FLAG Output High Leakage Current	V _{IN} =V _{FLAG} =5.5V			1	μA
Thermal Shutdown			140		°C
Thermal Shutdown Hysteresis			20		°C
V _{OUT} Rising Time, Tr ⁽⁵⁾	V_{IN} =5.5V, CL=1uF, RL=5 Ω		0.9		ms
Voor raeing rime, ri	V_{IN} =2.7V, CL=1uF, RL=5 Ω		1.7		ms
V _{OUT} Falling Time, Tf ⁽⁵⁾	V_{IN} =5.5V, CL=1uF, RL=5 Ω			0.5	ms
Voll Family Time, II	V_{IN} =2.7V, CL=1uF, RL=5 Ω			0.5	ms
Turn On Time, Ton (6)	C_L =100 μ F, RL=5 Ω			3	ms
Turn Off Time, Toff (6)	C_L =100 μ F, RL=5 Ω			10	ms
FLAG Deglitch Time		4	8	15	ms
EN Input Leakage			1		μA
Reverse Leakage Current	OUT=5.5V, IN=GND		0.2		μA

NOTE:

⁴⁾ Production test at +25°C. Specifications over the temperature range are guaranteed by design and characterization.

⁵⁾ Measured from 10% to 90%.

⁶⁾ Measured from (50%) EN signal to (90%) output signal.



PIN FUNCTIONS

MSOP8E SOIC8E	Name	Description
1	GND	Ground.
2, 3	IN	Input Voltage. Accepts 2.7V to 5.5V input.
4	EN	Active High.
5	FLAG	IN-to-OUT Over-current, active-low output flag. Open-Drain.
6, 7, 8	OUT	IN-to-OUT Power-Distribution Output (for all 3 output pins).

TYPICAL PERFORMANCE CHARACTERISTICS

 $T_A = +25$ °C, unless otherwise noted.





Figure 1—Test Circuit and Voltage Waveforms


VOLTAGE WAVEFORMS




TYPICAL PERFORMANCE CHARACTERISTICS

 $T_A = +25^{\circ}C$, $V_{IN}=5V$, $V_{EN}=5V$, $C_L=2.2uF$, unless otherwise noted.









Supply Current, Output


Static Drain-Source On-State Resistance Variation vs. Ambient Temperature




Static Drain-Source On-State Resistance vs. Input Voltage I_{OUT}=0.8 A





Input to Output Voltage vs. Load Current



Current Limit vs. Input Voltage








© 2014 MPS. All Rights Reserved.



TYPICAL PERFORMANCE CHARACTERISTICS

 $T_A = +25$ °C, $V_{IN}=5V$, $V_{EN}=5V$, $C_L=2.2uF$, unless otherwise noted. (continued)





FUNCTION BLOCK DIAGRAM




Figure2—Functional Block Diagram

4/3/2014



DETAILED DESCRIPTION

Over Current

When the load exceeds trip current (minimum threshold current triggering constant-current mode) or a short is present, MP62071 switches into to a constant-current mode (current limit value). MP62071 will be shutdown only if the over current condition stays long enough to trigger thermal protection.

Trigger over current protection for different overload conditions occurring in applications:

- The output has been shorted or overloaded before the device is enabled or input applied. MP62071 detects the short or overload and immediately switches into a constant-current mode.
- 2) A short or an overload occurs after the device is enabled. After the current-limit circuit has been tripped (reached the trip current threshold), the device switches into constantcurrent mode. However, high current may flow for a short period of time before the current-limit circuit can react.
- 3) Output current has been gradually increased beyond the recommended operating current. The load current rises until the trip current threshold is reached or until the thermal limit of the device is exceeded. MP62071 is capable of delivering current up to the trip current threshold without damaging the device. Once the trip threshold has been reached, the device switches into its constantcurrent mode.

Flag Response

The FLAG pin is an open drain configuration. This FAULT will report a fail mode after 8ms deglitch timeout. This is used to ensure that no false fault signals are reported. This internal deglitch circuit eliminates the need for extend components. The FLAG pin is not deglitched during over temperature or voltage lockout.

Thermal Protection

The purpose of thermal protection is to prevent damage in the IC by allowing exceptive current to flow and heating the junction. The die temperature is internally monitored until the thermal limit is reached. Once this temperature is reached, the switch will turn off and allow the chip to cool. The switch has a built-in hysteresis.

Under-voltage Lockout (UVLO)

This circuit is used to monitor the input voltage to ensure that the MP62071 is operating correctly.

This UVLO circuit also ensures that there is no operation until the input voltage reaches the minimum spec.

Enable

The logic pin disables the switch to reduce overall supply current .Once the EN pin reaches Logic HIGH, the MP62071 is enabled.



APPLICATION INFORMATION

Power-Supply Considerations

Over $10\mu F$ capacitor between IN and GND is recommended.


This precaution reduces power-supply transients that may cause ringing on the input and improves the immunity of the device to short-circuit transients.


In order to achieve smaller output load transient ripple, placing a high-value electrolytic capacitor on the output pin(s) is recommended when the load is heavy.




PACKAGE INFORMATION

MSOP8E (EXPOSED PAD)








NOTE:


- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) PIN 1 IDENTIFICATION HAS HALF OR FULL CIRCLE OPTION.
- 6) DRAWING MEETS JEDEC MO-187, VARIATION AA-T.
- 7) DRAWING IS NOT TO SCALE.

RECOMMENDED LAND PATTERN




SOIC8E (EXPOSED PAD)





TOP VIEW


BOTTOM VIEW



FRONT VIEW


RECOMMENDED LAND PATTERN

4/3/2014



SEE DETAIL "A"

0.0075(0.19)
0.0098(0.25)



DETAIL "A"

NOTE:

- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION BA.
- 6) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.